

VIRTUAL | MARCH 1-4, 2021

# Verification of Functional Safety for an Automotive Al Processor

Mihajlo Katona PhD, Veriest Solutions



www.VeriestS.com





#### **Veriest Solutions introduction**

- ASIC Engineering services company, founded in 2007
- Headquartered in Israel, 4 additional sites in Europe
- 120+ engineers
- Customers in US, Europe and Israel:
  - Tier1 international Semi companies
  - Start-up companies
  - IP& EDA companies
  - System companies



Some of our professional services



Copyright Veriest 2021



#### **CEVA DSP IP architecture**

The methodology described in this workshop was developed during projects to verify different IPs at **CEVA**, a leading licensor of wireless connectivity and smart sensing technologies.

- NeuPro AI Processor Architecture for Imaging & Computer Vision
- SensorPro High Performance Sensor Hub DSP Architecture
- I'd like to thank *Mr. Noam Meser*, Director of VLSI Verification & Infrastructure at CEVA, for his contributions to this presentation



#### SensPro – Industry's First High Performance Sensor Hub DSP



### **CEVA IP Technologies**



#### Wireless Connectivity

#### Smart Sensing

#### **CEVA Proprietary Information**



#### SensPro – Industry's First High Performance Sensor Hub DSP









- Functional Safety Introduction
  - Standardization
  - Error Correction Schemes
- Functional Verification and Functional Safety Verification Challenge
- Verification Methodology for Functional Safety Verification
  - Tools
  - Procedures





- Functional Safety Introduction
  - Standardization
  - Error Correction Schemes
- Functional Verification and Functional Safety Verification Challenge
- Verification Methodology for Functional Safety Verification
  - Tools
  - Procedures





#### It is about safe machinery without causing any risk to human life





#### **Passive safety system**



# What is Functional Safety ?

- Functional safety covers an *active system* that has safety mechanisms in place.
- These mechanisms are activities or technical solutions to *detect*, *avoid* and *control* failures or mitigate their harmful effects.
- The safety mechanism is either able to <u>switch or maintain the item in a safe state</u> or able to <u>alert the user</u> to take control of the effect of the failure



If at any time these machines fail to perform the intended function, there could be damages.





# **ISO 26262 Failure Clasification**

#### UNITED STATES

Systematic Failures (Pre-Production)

ISO 26262 target is to prevent/avoid systematic failures

induced in a deterministic way during development, manufacturing, or maintenance (process issues) for example, incorrect specification or manufacturing defects

Random Failures (Production)

ISO 26262 target is to control random failures

random defects, process or usage conditions such as radiation or silicone wear out

(e.g., single-event-upsets or soft errors)

(e.g., stuck-at faults)

- permanent faults
- transient faults





 State of the art Functional Verification Methodology is not directly supporting verification of random failures within ISO 26262 requirements for functional safety

- Verification Methodology is required to distinguish functional safety verification from classical functional verification flow
  - Tools new tools, updated verification approached, etc.
  - Procedures stricter and well documented





- It is all about <u>data storage</u> and <u>data movement</u> through the system
- Electrical or magnetic interference inside hardware system can cause single bit to spontaneously flip to opposite state

Some statistic: error rates range is from **10**<sup>-10</sup> to **10**<sup>-17</sup> error/bit in one hour

Roughly for 1GB of memory in range from **one bit error per hour** to **one bit error per century** 





## Two main error-detecting codes

#### Hamming Code

- Invented in 1950 by Richard Hamming
- Used in computer memory systems



#### **Cyclic Redundancy Check**

- Invented in 1962 by Wesley Peterson
- Used in Ethernet, USB, wireless, mobile and many other standards







### Hamming (7,4) coding and decoding

4 bit data value is encoded to 7 bit by adding 3 parity bits:

Received 7 bit value is :  $P_0P_1X_0P_2X_1X_2X_3$ We do index XOR to get bit position of errored bit

#### Syndrome:

 $S_{0} = P_{0} \bigoplus X_{0} \bigoplus X_{1} \bigoplus X_{3}$   $S_{1} = P_{1} \bigoplus X_{0} \bigoplus X_{2} \bigoplus X_{3}$  $S_{2} = P_{2} \bigoplus X_{1} \bigoplus X_{2} \bigoplus X_{3}$ 

**DED** condition is:

- Parity bit is zero
- Sx > 0 (syndrome > 0)



Position of error	Error	S <sub>0</sub>	S <sub>1</sub>	S <sub>2</sub>	(S <sub>2</sub> S <sub>1</sub> S <sub>0</sub> ) <sub>10</sub>
	none	0	0	0	0
1	P <sub>0</sub>	1	0	0	1
2	P <sub>1</sub>	0	1	0	2
3	X <sub>0</sub>	1	1	0	3
4	P <sub>2</sub>	0	0	1	4
5	X <sub>1</sub>	1	0	1	5
6	X <sub>2</sub>	0	1	1	6
7	X <sub>3</sub>	1	1	1	7

 $X_0X_1X_2X_3 \rightarrow P_0P_1X_0P_2X_1X_2X_3$ 

$P_0 =$	$\mathbf{X}_{0}$	$\oplus$	$X_1$	$\oplus$	<b>X</b> <sub>3</sub>
$P_1 =$	<b>X</b> <sub>0</sub>	$\oplus$	<b>X</b> <sub>2</sub>	$\oplus$	<b>X</b> <sub>3</sub>
$P_2 =$	$X_1$	$\oplus$	$X_2$	$\oplus$	<b>X</b> <sub>3</sub>





Encodes messages by adding a *fixed-length check value*, for the purpose of error detection

Payload Data Check Value (CRC)

Specification of a CRC code requires definition of a so-called generator polynomial

Generator polynomial for Bluetooth Baseband Packet is  $g(D) = D^{16} + D^{12} + D^5 + 1$ 

16-bit LFSR Circuitry: (*Linear Feedback Shift Register*)

SYSTEMS INITIATIVE





- Background math is quite complex and sophisticated, but implementation is straight forward
- Everything is based on XOR combinatorial networks and shift registers
- Influence on signal propagation through critical design paths (pushing timing constraints)
- Area constraints must be considered when safety targets are defined





- Functional Safety Introduction
  - Standardization
  - Error Correction Schemes
- Functional Verification and Functional Safety Verification Challenge
- Verification Methodology for Functional Safety Verification
  - Tools
  - Procedures





#### **Black Box-Verification Approach**



using only available interfaces without any knowledge of the actual implementation of design





### **Generic AI Processor Structure**

#### UNITED STATES

VIRTUAL | MARCH 1-4, 2021

SYSTEMS INITIATIVE





### Memory ECC Implementation Example

#### UNITED STATES

VIRTUAL | MARCH 1-4, 2021







### **Memory ECC Verification Strategy**

#### UNITED STATES

VIRTUAL | MARCH 1-4, 2021





**Passive Components / Checkers** 



VIRTUAL | MARCH 1-4, 2021

### Memory ECC Verification Strategy, ACTIVE Error Injection

delay **RDATA CORRECTED** ADDR/ ECC WDATA RDATA ECC MEM Check & **WDATA** Calculation ECC ECC Correction **ECC/ERROR STATUS** Compare Compare write read ECC model ECC **ECC STATUS update** Prediction **BFM** ECC Agent (constrained random) Permanent faults **Transient faults** 





- Error injection inside DUT is required
- <u>White-box</u> approach is required instead of classical <u>black-box</u> functional verification methodology
- Error reports are good
- Classic verification tree is growing new branch to meet ISO 26262 requirements with need for <u>white-box error generation</u>





- Functional Safety Introduction
  - Standardization
  - Error Correction Schemes

• Functional Verification and Functional Safety Verification Challenge

- Verification Methodology for Functional Safety Verification
  - Tools
  - Procedures







# Safety UVC Architecture

ECC agent needs to have

- 1. ECC modeling
- 2. ECC checkers
- 3. Error injection
- 4. Error monitor and predictor
- 5. Error reporting
- 6. Recovery flow implementation







- Error Injection must be implemented by bit flipping on design side (*inside DUT*)
- Signals which will be intentionally corrupted from the verification side must be agreed between design and verification teams
  - Recommendation: if possible, *target registers* not wires/nets
    - <u>Nets have a resolution function in Verilog designs</u>, which resolves a final value when there are multiple drivers on the net -> wired or





### Error Injection: Signal <u>Deposit</u> or Signal <u>Force</u>?

#### Signal deposit

p\_smp.psl\_fault\_litst[0] = a\_faulty\_value;

Gives a value to a net or register that will propagate forward. The signal retains the deposited value until its next scheduled change

Use for <u>*Permanent Faults*</u> or for corrupting memory bits

#### **Signal force**

force p\_smp.psl\_fault\_litst[0] = a\_faulty\_value;

Forces a value to a continuous assignments that will propagate forward. Overrides all other drivers and stays in effect until replaced with another force or canceled with release.

> Use for <u>*Transient Faults*</u> together with signal release





CONFERENCE AND EXHIBITION

### **Example for Transient Fault Injection**

```
task force error(...);
  @(negedge if.clk);
  if (a error type in [DATA ERROR, DATA AND PARITY ERROR]) begin
    force p smp.psl signal data[a sig idx] = a data corrupted;
  end
  if (a error type in [PARITY ERRORS, DATA AND PARITY ERROR]) begin
                                                                            Start force/release tasks
    force p smp.psl signal parity[a sig idx] = a parity corrupted;
  end
endtask : force error
task release error(...);
                                                                                     Signal release
  @(posedge if.clk); // skip next rising edge, wait for signal force
                                                                                Signal force
  #(CLK PERIOD/3); // avoid race conditions with monitor,
                                                                        Error is generated
                     // release signals after clock rising edge
  if (a error type in [DATA ERROR, DATA AND PARITY ERROR]) begin
     release p smp.psl signal data[a sig idx];
  end
  if (a error type in [PARITY ERRORS, DATA AND PARITY ERROR]) begin
    release p smp.psl signal parity[a sig idx];
  end
endtask : release error
```



endtask : main phase

endclass : reset on ded test c





# **Safety Monitor**

class safety monitor extends uvm monitor #(my transaction); `uvm component utils(safety monitor) task pre main phase (uvm phase phase); forever begin @(posedge dut.reset); Continuous events which fork sample signals(); needs action in every clock idle monitor(); cycle are monitored in threads check dut error(); started in pre\_main phase join none @(negedge dut.reset); disable fork; end endtask: pre main phase endclass: safety monitor

### **Error Recovery Flow Example**



DESIGN AND VERIFICATION

NCE AND EXHIBITION

- For realistic modeling recovery flow should use front door access to the status information (e.g. APB or AXI transactions)
- This is taking some time, particularly if clock division is enabled on the interface

Error recovery flow in progress

• New error can be generated while error recovery flow is in progress

#### Unifying Recovery Flow for all DESIGN AND VERIFICATION THE **Agents in Environment**



CE AND EXHIBITION

FD STATES

Multiple ECC agents connected to DUT and each can start recovery flow from its BFM

Only one physical interface for recovery flow

**Unified ECC Recovery Flow** 

- Reducing stress on interface transactions
- 2. Improving sequence predictability
- 3. Enables atomic approach for ECC recovery



## **Built-In-Self-Test Verification**

Automotive requirements for IC operation time is 15+ years !!!

BIST logic is used for two main cases

- 1. Lab testing after chip arrives from fab and before is integrated into final product
- 2. Test sequence while IC is integrated in the system and in use

Part of Design-for-Testing architecture, crucial for *in-system testing for lifetime reliability* 

Two general categories of BIST techniques for testing random logic<sup>[1]</sup>

- 1. Online BIST: while circuitry is in normal operational mode (*mission r* CHALLENG
- 2. Offline BIST: when circuitry is not in normal operational mode,



e.g. during *power on reset* at the engine startup

[1] Wang, Laung-Terng, Cheng-Wen Wo, and Xiaoqing Wen. "VLSI test principles and architectures: design for testability." (2006).



# How to Implement BIST like Safety Circuitry Check in AI Processor?

• Data flow in the system

- Input memory content is controllable by the SW
- System configuration is also controllable by the SW
- Transformation function is known and defined
- Meaning with predefined input data and selected HW config we can exactly predict output values from the system





# Safety Check of Al Processor

Target is to check if circuitry is operational and there are no stack at faults in the processing pipeline



- Intentional random errors must be injected by hardware itself, and/or from verification environment
- Error confirmation mechanism must be in place in order to verify that ECC logic is functional



• Corruption of some bits is not having an influence on result and signature



SYSTEMS INITIATIVE

- Due to multi-cycle paths and pipelined organization, it might take several clock cycles for injected error to have an impact on result and signature
  - Signal deposit is much more convenient for error injection in this case.
     <u>Be mindful about place where error is injected and impacts of</u>
     Verilog resolution function !!!



- Functional Safety Introduction
  - Standardization
  - Error Correction Schemes

• Functional Verification and Functional Safety Verification Challenge

- Verification Methodology for Functional Safety Verification
  - Tools
  - Procedures





- Verification *Process* must be stricter and more formalized to comply with ISO 26262 requirements
- Verification <u>Procedures</u> needs to be enforced
  - Safety procedure is stricter and more documented compared to usual functional verification approach
- Different mindset is required !!!
  - Safety procedure is main point, not documents for internal use





• The 5-step sign-off process is implemented with following safety review meetings

(verif, design, arch, PM)

(verif, design, arch, PM)

(design team, verif optional)

(verif team, design optional)

- 1. Test plan review
- 2. Coverage plan review
- 3. RTL code review
- 4. Verification code review
- 5. Sign off review (verif, design, arch, PM)
  - $_{\odot}$  Including RTL code coverage review
  - Special focus on toggle coverage for all external signals







- All meetings must have recorded meeting reports defining
  - <u>When</u> was the meeting
  - <u>Who</u> were the participants
  - <u>What</u> conclusions are made
  - <u>Which</u> action items are defined
- Follow up meetings are organized to track implementation of defined action items until all action items are not implemented





### Example of status tracking sheet

#### UNITED STATES

VIRTUAL | MARCH 1-4, 2021

			Safety Manual Chapter	Design Owner	Verif Owner	RTL status	Verif Status	Release Date	Feature Review				
Area	Feature	Description							Test Plan	Coverage	RTL Code Review	Verif Code Review	Sign-off Review
DMSS	DMSS Register Parity	Parity protection of Key Regs	2.1.1	Jamie	Faris	ready	done	E/O June	15-Jun-20	15-Jun-20	4-Jun-20	15-Jun-20	30-Jun-20
	DMSS Latent Test	SW check for ECC detection and correction logic	3.1.2	Jamie	IvanM	ready	done	E/O June	11-Jun-20	23-Jun-20	5-Jun-20	28-Aug-20	30-Jun-20
	DMSS Pseudo-Fault Injection	Inject errors from safety software in parallel to	7.18.3 and 7.18.4	3.4		reedu	dana	E/O luno	15 1.00 20	15 km 20	10 10 20	20.000	00 kun 00
		operation error indicators (shadow registers)	in Arch Spec Vol III	Jamie	Falls	ready	uone	E/O June	15-Jun-20	15-Jun-20	10-Juli-20	20-Aug-20	30-Jun-20
	DMSS Register Access Protection	Access protection for selected sensitive registers	2.7.4	Jamie	Yinon	ready	done	E/O June	15-Jun-20	15-Jun-20	10-Jun-20	15-Jun-20	30-Jun-20
	Safety IRQs (G∨I)	General Violation Indications	2.2, 2.3 and 2.8	Jamie	Ilija	ready	done	E/O June	26-May-20	26-May-20	5-Jun-20	10-Jun-20	30-Jun-20
	Safety Outputs	Safety Interface and Hardware Exceptions	2.2 and 2.3	Jamie	Ilija	done	done	E/O June	26-May-20	26-May-20	5-Jun-20	10-Jun-20	30-Jun-20
PMSS	PMSS Register Parity	Parity protection of Key Regs	2.1.1	Jamie	Faris	ready	done	E/O June	15-Jun-20	15-Jun-20	4-Jun-20	15-Jun-20	30-Jun-20
	PMSS Latent Test	SW check for ECC detection and correction logic	3.1.3	Jamie	Barak	ready	done	E/O June	16-Jun-20	16-Jun-20	5-Jun-20	16-Jun-20	30-Jun-20
	BTB Latent Test	SW check for ECC detection and correction logic	3.1.3	Jamie	Barak	ready	done	E/O June	16-Jun-20	16-Jun-20	5-Jun-20	16-Jun-20	30-Jun-20
	PMSS Pseudo-Fault Injection	Inject errors from safety software in parallel to	7.17.3 and 7.17.4	.17.3 and 7.17.4 Arch Spec Vol III	Faris	ready	done		15-Jun-20	15-Jun-20	10-Jun-20	15-Jun-20	30-Jun-20
		operation error indicators (shadow registers)	in Arch Spec Vol III					E/O June					
	PMSS Register Access Protection	Access protection for selected sensitive registers	2.7.4	Jamie	Barak	ready	done	E/O June	16-Jun-20	16-Jun-20	10-Jun-20	16-Jun-20	30-Jun-20
	PMSS 2 DMSS Safety Interface	Safety error indicators from PMSS to DMSS	2.3	Jamie	Barak	ready	done	E/O June	16-Jun-20	16-Jun-20	10-Jun-20	16-Jun-20	30-Jun-20
	PMSS 2 CORE Safety Interface	Safety error interface between PMSS and CORE	2.3	Jamie	Barak	ready	done	E/O June	16- Jun-20	16-Jup-20	5- Jun-20	16-Jun-20	30-Jun-20
		(reg.pty and BTB latent)			Dalak	ready	uone	Ey o barre	10 5011 20	10-5011-20	3-5un-20	10-50/1-20	56 54H-20
CORE	CORE Register Parity	Parity protection of Key Regs	2.1.1	Tomer	Lior	ready	done	E/O June	22-Jun-20	22-Jun-20	5-Jul-20	22-Jun-20	30-Jun-20
	BTB Latent Test	SW check for ECC detection and correction logic	212	Jamie	Lior	roody	dono	E/O June	22- Jun-20	22- Jun-20	5- Jup-20	22- Jun-20	20- Jun-20
		(formal verification)	3,1,3			reauy	uone	E/O June	22-Jun-20	22-Jun-20	J-Jun-20	22-Jun-20	30-Juli-20
	BTB ECC Error Detection	BTB protection	2.4.4.1	Tomer	Lior	ready	done	E/O June	22-Jun-20	22-Jun-20	5-Jul-20	22-Jun-20	30-Jun-20
	Dispatcher Error Detection	er Error Detection The dispatcher reports on an uncorrectable error		Tomer	Lior	ready	done	E/O June	22-Jun-20	22-Jun-20	5-Jul-20	22-Jun-20	30-Jun-20





# **Functional Verification Results 1/2**

#### UNITED STATES

- VIRTUAL | MARCH 1-4, 2021
  - Memory ECC
    - 44 test for 14 memory instances (3 different memory types)
       600 runs in single regression
       100 % pass rate
    - Functional coverage
      - 100 % out of 9746 items for P1 configuration
      - 99+ % out of 28940 items for all configurations
  - Hardware error injection scenarios on memory ECC
    - 18 tests with 98 runs in single regression



- 100 % pass rate
- 99.98 % out of 4076 coverage items (1 bin not hit)



# **Functional Verification Results 2/2**

#### UNITED STATES

- TUAL | MARCH 1-4, 2021
  - Safety Circuitry of AI processor
    - 67 tests with 949 runs in single regression
      - ~100% pass rate
        - 20 without error injection
          - 9 no output errors expected data flow checks
          - 12 with expected errors due to data manipulation on input memory content
        - 30 tests with random errors injected to pipeline
        - 17 directed tests with error injection to critical signals
    - Functional coverage



- 99.72% out of 5645 items
  - (not all software parameter combinations reached in regression run)

2021 DESIGN AND VERIFICATION DVCDN CONFERENCE AND EXHIBITION





# Thank You ! Veriest

www.VeriestS.com

